Search results

Improvement in Code coverage reporting

Status: Open.

#1368 In nickg/nvc;

· Blebowski opened on Dec 21, 2025

Dump of input ports with sub-range assignment contains complete parent vector

Status: Open.

#1365 In nickg/nvc;

· usbalex opened on Dec 12, 2025

Does nvc correctly dump enum arrays to .fst

Status: Open.

#1362 In nickg/nvc;

· m-kru opened on Dec 9, 2025

Multiple sources error while assigning the output ports of a view array

2019

Status: Open.

#1356 In nickg/nvc;

· davidgussler opened on Dec 1, 2025

Low performance when simulating large netlists

Status: Open.

#1341 In nickg/nvc;

· jorkrohn opened on Nov 6, 2025

Wrong signal in FST file

wave

Status: Open.

#1340 In nickg/nvc;

· lemmuh opened on Nov 5, 2025

Is it possible to use accent for displaying text with string ?

Status: Open.

#1337 In nickg/nvc;

· Martoni opened on Nov 1, 2025

[Verilog] fatal: cannot calculate longest static prefix

verilog

Status: Open.

#1336 In nickg/nvc;

· mik1234mc opened on Oct 29, 2025

Verilog - Unconnected port causes error

verilog

Status: Open.

#1333 In nickg/nvc;

· Blebowski opened on Oct 24, 2025

Is it possible to simulate large VHDL netlists in nvc?

Status: Open.

#1331 In nickg/nvc;

· mik1234mc opened on Oct 24, 2025

crash maybe around generic procedures with view interfaces

2019

crash

Status: Open.

#1328 In nickg/nvc;

· nathanaelhuffman opened on Oct 21, 2025

Compiling Xilinx libraries in Windows command prompt failed:

Status: Open.

#1324 In nickg/nvc;

· ugrossm opened on Oct 16, 2025