Skip to content

Output to verilog#11

Open
herbelinluke wants to merge 6 commits intoUCSBarchlab:masterfrom
herbelinluke:output_to_verilog
Open

Output to verilog#11
herbelinluke wants to merge 6 commits intoUCSBarchlab:masterfrom
herbelinluke:output_to_verilog

Conversation

@herbelinluke
Copy link

Fixed an error with an old helperfunc import and replaced with proper pyrtl function call.
Added script for calling output_to_verilog with pyrtl and using some other pyrtl functions to hopefully clean up the output.
Added some naming changes to pyrtl I/O ports made in tpu.py that pyrtl required for output_to_verilog.
gitignore file that is irrelevant.

Shouldn't have made anything that conflicts with design and already made stuff, but now the issues related to verilog output should be able to be closed!

@herbelinluke
Copy link
Author

This was done by cursor so its possible there are a couple things that aren't absolutely correct but looked good to me.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant