Combinational_Circuits

Verilog Codes and Simulation Results of Combinational Circuits Plannning to do all in parameterized sizes.

Name		Name	Last commit message	Last commit date
Latest commit History 13 Commits
work		work
Nto1_mux.sv		Nto1_mux.sv
Nto1_mux_tb.sv		Nto1_mux_tb.sv
README.md		README.md
check.v		check.v
transcript		transcript

Provide feedback