#

reactage

Here is 1 public repository matching this topic...

naman-ranka / siliconcrew

Autonomous LLM agent for hardware design — natural language to GDSII via Verilog generation, simulation, and OpenROAD synthesis

rtl verilog openroad hardware-design ai-agent chip-design llm langgraph reactage

Updated Mar 23, 2026
Python

Improve this page

Add a description, image, and links to the reactage topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the reactage topic, visit your repo's landing page and select "manage topics."