Skip to content

simulate axilite slave is ok when commit this lines; and rst is low a…#2

Open
shengxiansong wants to merge 1 commit intosmartfoxdata:masterfrom
shengxiansong:master
Open

simulate axilite slave is ok when commit this lines; and rst is low a…#2
shengxiansong wants to merge 1 commit intosmartfoxdata:masterfrom
shengxiansong:master

Conversation

@shengxiansong
Copy link

I simulate my axilite slave with this uvm env , now it is ok when i comment this lines;
and rst is low active, rstn is better in interface.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant