PCIE 5.0 Graduation project (Verification Team) under supervision of Mentor Graphics
To run the Environment:
- navigate to tb/sim
- run
make buildto build the environment - run
make runto run the code
jc70100322/pcie5_phy
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Verilog 63.9%
- SystemVerilog 34.2%
- Makefile 1.3%
- Stata 0.6%