Skip to content
View jc70100322's full-sized avatar

Block or report jc70100322

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. basic_verilog basic_verilog Public

    Forked from pConst/basic_verilog

    Must-have verilog systemverilog modules

    Verilog 1 1

  2. verilog-axi verilog-axi Public

    Forked from alexforencich/verilog-axi

    Verilog AXI components for FPGA implementation

    Verilog

  3. aib-phy-hardware-1 aib-phy-hardware-1 Public

    Forked from chipsalliance/aib-phy-hardware

    Advanced Interface Bus (AIB) die-to-die hardware open source

    Verilog

  4. SpinalHDL_CNN_Accelerator SpinalHDL_CNN_Accelerator Public

    Forked from 19801201/SpinalHDL_CNN_Accelerator

    CNN accelerator implemented with Spinal HDL

    Scala

  5. pcie5_phy pcie5_phy Public

    Forked from mgtm98/pcie5_phy

    PCIE 5.0 Graduation project (Verification Team) under supervision of Mentor Graphics

    Verilog

  6. riffa riffa Public

    Forked from KastnerRG/riffa

    The RIFFA development repository

    Verilog