Skip to content

Implement cache flush using fence.i for CVA6#2405

Merged
enjoy-digital merged 1 commit intoenjoy-digital:masterfrom
helium729:master
Jan 27, 2026
Merged

Implement cache flush using fence.i for CVA6#2405
enjoy-digital merged 1 commit intoenjoy-digital:masterfrom
helium729:master

Conversation

@helium729
Copy link
Contributor

Replaced empty flush_cpu_icache and flush_cpu_dcache functions with implementations that use the 'fence.i' instruction, which flushes both instruction and data caches on CVA6. This addresses previous FIXME comments and ensures proper cache flushing.

Fixing #2121

Replaced empty flush_cpu_icache and flush_cpu_dcache functions with implementations that use the 'fence.i' instruction, which flushes both instruction and data caches on CVA6. This addresses previous FIXME comments and ensures proper cache flushing.
@enjoy-digital enjoy-digital merged commit a252973 into enjoy-digital:master Jan 27, 2026
1 check passed
@enjoy-digital
Copy link
Owner

Thanks @helium729!

@juanschroeder
Copy link

juanschroeder commented Jan 30, 2026

I tried this in a Nexys A7 100T at 25, 50, 75 and 100 MHz and it does not work (always memory errors, both the automatic test and the 'mem_test' command).

@helium729 , if this is supposed to fix #2121 please explain in which board this was tested and how.

Thanks

@helium729
Copy link
Contributor Author

I will look into this

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants