Skip to content
View juanschroeder's full-sized avatar

Block or report juanschroeder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. poky poky Public

    Python 2

  2. f4pga-examples f4pga-examples Public

    Forked from chipsalliance/f4pga-examples

    Example designs showing different ways to use F4PGA toolchains.

    Verilog

  3. meta-hdl meta-hdl Public

    Forked from nathanrossi/meta-hdl

    HDL tools layer for OpenEmbedded

    BitBake

  4. linux-on-litex-vexriscv linux-on-litex-vexriscv Public

    Forked from litex-hub/linux-on-litex-vexriscv

    Linux on LiteX-VexRiscv

    Python

  5. litex-boards litex-boards Public

    Forked from litex-hub/litex-boards

    LiteX boards files

    Python

  6. cvw cvw Public

    Forked from openhwgroup/cvw

    CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional cache…

    SystemVerilog