Skip to content
View divy3988's full-sized avatar

Block or report divy3988

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 4-Bit-ALU 4-Bit-ALU Public

    This project implements a 4-bit ALU for addition, subtraction, NAND, and XOR operations. Designed in Verilog with a SPICE netlist, it enables logic simulation and transistor-level analysis, ideal f…

    Scheme 1

  2. T20-Cricket-game- T20-Cricket-game- Public

    This project implements a T20 cricket game on a DE10 Lite FPGA board using Verilog. Key features include a pseudorandom number generator (LFSR) to simulate realistic cricket outcomes, user input th…

    Verilog

  3. Smart-Plant-Monitoring-and-Protection-System Smart-Plant-Monitoring-and-Protection-System Public

    This code connects an ESP32 to Blynk for a "Smart Plant" system. It monitors temperature, humidity (DHT11), soil moisture, and motion (PIR). Data is displayed on an LCD and sent to Blynk. A relay i…

    C++ 1

  4. Room_occupancy Room_occupancy Public

    Room Occupancy Monitoring System tracks room entry/exit using ultrasonic sensors, ESP32, and a seven-segment display. It updates real-time occupancy and sends WhatsApp alerts via CallMeBot when lim…

    C++

  5. Smart-Elctric-Energy-Meter Smart-Elctric-Energy-Meter Public

    This Smart Energy Meter project uses ESP32 for IoT-based monitoring. It integrates ACS712 and ZMPT101B sensors for current and voltage measurement, providing real-time data via Wi-Fi. The document …

    C++ 1

  6. UART-Verif UART-Verif Public

    SystemVerilog