GitHub - apinise/FIR_ASIC: FIR filter implemented in Verilog for ASIC layout using Cadence.

apinise / FIR_ASIC Public

FIR filter implemented in Verilog for ASIC layout using Cadence.

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 49 Commits
chip		chip
constraints		constraints
glpower		glpower
glsim		glsim
glsta		glsta
layout		layout
refC		refC
rtl		rtl
sim		sim
sta		sta
syn		syn

About

FIR filter implemented in Verilog for ASIC layout using Cadence.

No releases published

No packages published