Popular repositories Loading

1. FIR_ASIC FIR_ASIC Public

   FIR filter implemented in Verilog for ASIC layout using Cadence.

   Verilog

2. Plant-Disease-ML Plant-Disease-ML Public

   Python

3. RISC-V RISC-V Public

   Simple implementation of single-cycle and eventually pipelined RV32I

   Verilog