Skip to content

Home

Jump to bottom
Cesar G. Chaves edited this page Nov 25, 2021 · 20 revisions

Welcome to the Secure Bonfire wiki!

This is a collaborative work between three active groups from the Frankfurt University of Applied Science, Technical University of Munich, and Tallinn University of Technology.

The Secure Bonfire is a branch of Project Bonfire that aims to abolish or mitigate some vulnerabilities of NoCs that could be leveraged by malicious users to disrupt the performance of a NoC-based MPSoC.

The main architectural difference between Bonfire and Secure Bonfire (Baseline) is the packet structure. Bonfire's packet structure can be seen here and Secure Bonfire's packet structure bellow:

The router architecture remained the same, Bonfire's architecture can be found here and Secure Bonfire's (simplified version) below:

Further releases target DoS attacks on Network-on-Chip-based System-on-Chips. So far the research has targeted the following topics:

  1. attacker's Collision Point Router Detection (CPRD) Published in NORCAS 2018

  2. attacker's Collision Point Direction Detection (CPDD) Published in Journal of Low Power Electronics and Applications 2019

For comparative results please refer to results page.

Publications

The results of this work have been published in the following publications:

  • “A Distributed DoS Detection Scheme for NoC-based MPSoCs”, Cesar G. Chaves, Siavoosh Payandeh Azad, Thomas Hollstein, Johanna Sepulveda, NorCAS 2018
  • “Diagnosing DoS Attacks in NoC-based MPSoCs“, Cesar Giovanni Chaves, Siavoosh Payandeh Azad, Thomas Hollstein and Johanna Sepúlveda, TUZ 2018
  • “DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures”, Cesar Giovanni Chaves, Siavoosh Payandeh Azad, Thomas Hollstein and Johanna Sepúlveda, Journal of Low Power Electronics and Applications 2019

CITE: If you use the current repository in your work please cite:

  • Chaves, C.G.; Azad, S.P.; Hollstein, T.; Sepúlveda, J. DoS Attack Detection and Path Collision Localization in NoC-Based MPSoC Architectures. J. Low Power Electron. Appl. 2019, 9, 7.

Clone this wiki locally