-
Notifications
You must be signed in to change notification settings - Fork 8
Synthesis reports
Behrad Niazmand edited this page Oct 10, 2017
·
59 revisions
All the results are based on AMS 0.18 um CMOS technology library.
Synthesis results for router with Handshaking-based flow control:
| Combinational | Sequential | Total | |
|---|---|---|---|
| Arbiter | 601 | 259 | 860 |
| LBDR | 211 | 324 | 536 |
| XBAR | 2173 | 0 | 2173 |
| XBAR (3-port router for 2x2 Mesh) | 1284 | 0 | 1284 |
| FIFO one-hot | 5105 | 8893 | 13999 |
| Router 32-bit | 42801 | 48361 | 91163 |
| Router 32-bit with full set of control part checkers | 61923 | 48361 | 110285 |
| Router 32-bit with full set of control part checkers with localization | 62375 | 48361 | 110736 |
| Router 32-bit with dominant control part checkers | 58875 | 48361 | 107237 |
| Router 32-bit with control part and Parity checkers * | |||
| Network Interface (NI) | 17002 | 26290 | 43292 |
| NI data-path (N2P and P2N FIFOs) | 0 | 16618 | 16618 |
Synthesis results for router with Credit-based flow control:
| Combinational | Sequential | Total | |
|---|---|---|---|
| Arbiter_in | 646 | 194 | 841 |
| Arbiter_out | 496 | 194 | 691 |
| Allocator | 6677 | 2596 | 9274 |
| LBDR | 745 | 999 | 1744 |
| LBDR with packet dropping | 1109 | 1831 | 2940 |
| XBAR | 2173 | 0 | 2173 |
| Counter Threshold fault classifier | 437 | 649 | 1086 |
| FIFO one-hot | 5464 | 8893 | 14357 |
| FIFO one-hot with packet dropping and parity checker integrated | 6762 | 9282 | 16045 |
| FIFO one-hot with packet dropping and flit saving and parity checker integrated | 6759 | 9282 | 16042 |
| FIFO one-hot with packet dropping and fault classifier support and parity checker integrated | 6768 | 9282 | 16050 |
| Router 32-bit | 47969 | 52059 | 100028 |
| Router 32-bit with packet dropping, counter threshold fault classifier (using NoC to send fault diagnosis information) | 75200 | 60498 | 135698 |
| Router 32-bit with packet dropping, counter threshold fault classifier (using NoC to send fault diagnosis information) with grouped and abstracted control part checkers * | 83209 | 74638 | 157848 |
Error Detection and correction units:
| Combinational | Sequential | Total | |
|---|---|---|---|
| Hamming total | 8560 | 0 | 8560 |
| Hamming enc | 1484 | 0 | 1484 |
| Hamming dec | 7050 | 0 | 7050 |
| CRC | 299 | 908 | 1207 |
| Parity (as a stand-alone module in router) | 663 | 0 | 663 |
Pseudo-combinational circuits synthesis results
| Area | |
|---|---|
| LBDR | 217 |
| Arbiter | 685 |
| FIFO Control part | 5582 |
Checkers synthesis results (checkers are fully combinational)
| Area | |
|---|---|
| LBDR checkers | 338 |
| Arbiter checkers | 392 |
| FIFO Control part checkers | 973 |