Skip to content
View AhStayinAlive's full-sized avatar

Block or report AhStayinAlive

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. -CH-_-TBOT---Family-Relationship-Chatbot -CH-_-TBOT---Family-Relationship-Chatbot Public

    This project uses Python and Prolog to create a chatbot that processes family relationship statements and questions. Using regex for pattern matching, it dynamically updates a Prolog knowledge base…

    Python 1 1

  2. Pineapple-Community-Website-Application Pineapple-Community-Website-Application Public

    Forked from Kitch05/MCO_Pineapple_WebApp_CCAPDEV

    This web application facilitates community interactions through posts and comments. It uses modern web technologies like Node.js, Express.js, MongoDB, Mongoose, Handlebars.js, APIs, user sessions, …

    Handlebars 1

  3. Vending-Machine-with-Java Vending-Machine-with-Java Public

    Forked from Kitch05/Vending-Machine-with-Java

    My first repository.

    Java 1

  4. CCAPDEV CCAPDEV Public

    Computer Lab

    JavaScript

  5. -Social-Network-Graph-Application -Social-Network-Graph-Application Public

    A social network graph application that reads user data from a file and provides functionalities to view a user's friends list and check the connection path between two users. It uses a file reade…

    1

  6. -7-Segment-Display-Driver-Simulation -7-Segment-Display-Driver-Simulation Public

    This project simulates a 7-segment display driver using Verilog. The DE1 module converts a 4-bit binary input (W, X, Y, Z) into segment outputs (A-G) using OR and AND gates. The TestBench module te…

    Verilog