Skip to content

Arm registers #8

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
trpyn wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Arm registers #8

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
28d3c6e
added ARM register management (avoiding a crash and displaying some o…
trpyn Oct 27, 2015
5a432ed
indentation
trpyn Oct 27, 2015
029d3af
modified condition to be more logical
trpyn Oct 27, 2015
5c18fe9
removed cpsr register flag display, will work on making it behaving l…
trpyn Oct 28, 2015
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
38 changes: 27 additions & 11 deletions gxf/cpu.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -10,6 +10,13 @@ def get_addrsz():

class Registers(object):

# ARM specific
CPSR_V = 1 << 28
CPSR_C = 1 << 29
CPSR_Z = 1 << 30
CPSR_N = 1 << 31

# x86(_64) specific
EFLAGS_CF = 1 << 0
EFLAGS_PF = 1 << 2
EFLAGS_AF = 1 << 4
Expand Down Expand Up @@ -49,19 +56,28 @@ def __init__(self):
sl = l.split(None, 2)
self.regs[sl[0]] = int(sl[1], 0)

eflags = self.regs["eflags"]

self.flags = {}

self.flags["CF"] = bool(eflags & self.EFLAGS_CF)
self.flags["PF"] = bool(eflags & self.EFLAGS_PF)
self.flags["AF"] = bool(eflags & self.EFLAGS_AF)
self.flags["ZF"] = bool(eflags & self.EFLAGS_ZF)
self.flags["SF"] = bool(eflags & self.EFLAGS_SF)
self.flags["TF"] = bool(eflags & self.EFLAGS_TF)
self.flags["IF"] = bool(eflags & self.EFLAGS_IF)
self.flags["DF"] = bool(eflags & self.EFLAGS_DF)
self.flags["OF"] = bool(eflags & self.EFLAGS_OF)
if 'eflags' in self.regs: # x86
eflags = self.regs["eflags"]

self.flags["CF"] = bool(eflags & self.EFLAGS_CF)
self.flags["PF"] = bool(eflags & self.EFLAGS_PF)
self.flags["AF"] = bool(eflags & self.EFLAGS_AF)
self.flags["ZF"] = bool(eflags & self.EFLAGS_ZF)
self.flags["SF"] = bool(eflags & self.EFLAGS_SF)
self.flags["TF"] = bool(eflags & self.EFLAGS_TF)
self.flags["IF"] = bool(eflags & self.EFLAGS_IF)
self.flags["DF"] = bool(eflags & self.EFLAGS_DF)
self.flags["OF"] = bool(eflags & self.EFLAGS_OF)
elif 'cpsr' in self.regs: # ARM
cpsr = self.regs["cpsr"]

self.flags["N"] = bool(cpsr & self.CPSR_N)
self.flags["Z"] = bool(cpsr & self.CPSR_Z)
self.flags["V"] = bool(cpsr & self.CPSR_V)
self.flags["C"] = bool(cpsr & self.CPSR_C)


def get(self, reg):
"""
Expand Down
3 changes: 2 additions & 1 deletion gxf/extensions/registers.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -35,7 +35,7 @@ def run(self, args):
tomark.extend(regs.impact.get(t, ()))

for reg, val in regs.regs.items():
if reg == "eflags" or (len(reg) == 2 and reg[1] == "s"):
if reg == "cpsr" or reg == "eflags" or (len(reg) == 2 and reg[1] == "s"):
continue

if reg in tomark:
Expand All @@ -51,3 +51,4 @@ def run(self, args):
Formattable(((ttype, "%-4s" % reg),
(Token.Comment, ": "))),
memory.refchain(val)))