Skip to content
View tusharshenoy's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report tusharshenoy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tusharshenoy/README.md

Hi 👋, I'm T Tushar Shenoy

A passionate Electronics Enthusiast from India

  • 🔭 I’m currently working on RTL Projects

  • 🌱 I’m currently learning FPGA

  • 💬 Ask me about Electronics, Arduino, MATLAB, Vivado

  • 🔭 I have worked on:

    • STM8
    • STM32
    • Arduino NANO / UNO / MEGA
    • Raspberry Pi Pico/Pico W
    • ESP32/8266
    • Spartan6 FPGA
    • DE10 Lite
  • Sensors:

    • Ultrasonic
    • PIR
    • IR
    • LDR
  • Electronic Modules:

    • Bluetooth Module
    • TFT Display
    • 16x2 LCD Display
    • LORA
  • Bio Sensors

    • ADS1293
    • MAX30003
    • MAX86150
  • 📫 How to reach me ttusharshenoy@gmail.com

🌐 Socials:

LinkedIn Pinterest Twitter

💻 Tech Stack:

C Python Linux Arduino Raspberry Pi Blender

Popular repositories Loading

  1. RTL-Day-9-CMOS-Logic-Gates RTL-Day-9-CMOS-Logic-Gates Public

    Verilog 2

  2. Smart-Insole-Design-for-Foot-Pressure-Monitoring Smart-Insole-Design-for-Foot-Pressure-Monitoring Public

    Low-cost pressure monitoring footwear can help diabetic patients who are at risk of foot ulcers or complications by using capacitive based sensors to detect pressure changes and other complications.

    Python 1

  3. RTL-Day-1-Logic-Gates RTL-Day-1-Logic-Gates Public

    Verilog 1

  4. RTL-Day-2-Adder-Subtractor RTL-Day-2-Adder-Subtractor Public

    Verilog 1

  5. RTL-Day-3-Sequential-Circuits RTL-Day-3-Sequential-Circuits Public

    Verilog 1

  6. RTL-Day-4-Up-Down-Counter RTL-Day-4-Up-Down-Counter Public

    Verilog 1