You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
SystemVerilog implementation of a Binary to Gray Code Converter in both structural and behavioral styles. Includes a simple testbench for verification. Useful for digital design learners and FPGA developers.
Quantum Key Distribution (QKD) Post-Processing: C++ simulation of sifting & error correction, and Verilog HDL implementation of hardware-optimized sifting and privacy amplification using NTT-based architecture. Includes testbenches, results, and FPGA validation.