A 2D convolution hardware implementation written in Verilog
-
Updated
Dec 21, 2020 - Verilog
A 2D convolution hardware implementation written in Verilog
This repo contains the code for 2D Convolution written in System Verilog. It is based on 64 * 64 matrix & 3 * 3 kernel dimentions constrainsts.
Add a description, image, and links to the 2d-convolution-hardware topic page so that developers can more easily learn about it.
To associate your repository with the 2d-convolution-hardware topic, visit your repo's landing page and select "manage topics."