Skip to content
@socsoki

socsoki

Popular repositories Loading

  1. our_scr_sim our_scr_sim Public

    SystemVerilog

  2. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog

Repositories

Showing 2 of 2 repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…