This repository will contain example circuits described in Verilog with some description of how they work and basic testbenches. The aim is to help those who are trying to learn the language.
sfahmy/basicverilog
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|