GitHub - sergiupopescu22/Microprocessor_Verilog: This repo contains the digital design implementation in System Verilog for a simple microprocessor, ROM and SRAM.

sergiupopescu22 / Microprocessor_Verilog Public

Notifications You must be signed in to change notification settings
Fork 0
Star 0

This repo contains the digital design implementation in System Verilog for a simple microprocessor, ROM and SRAM.

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
work		work
ALU.sv		ALU.sv
FSM.sv		FSM.sv
Microprocessor_Instruction_Set.png		Microprocessor_Instruction_Set.png
Proj_4.cr.mti		Proj_4.cr.mti
Proj_4.mpf		Proj_4.mpf
README.txt		README.txt
RF.sv		RF.sv
ROM.sv		ROM.sv
SRAM.sv		SRAM.sv
instruction_assembly.txt		instruction_assembly.txt
instructions.sv		instructions.sv
micpro_tb.sv		micpro_tb.sv
microcode.mem		microcode.mem
microprocessor.sv		microprocessor.sv
microprocessor_n_memory.sv		microprocessor_n_memory.sv
vsim.wlf		vsim.wlf

Repository files navigation

This repo contains the implementation of a simple microprocessor and its addtional ROM and SRAM. The instructions are stored in the ROM and the SRAM can be used to
store data that the CPU can use during its run. This project was part of the Digital Desing Course at KTH Stockholm, part of the Embedded Systems Master Program. 

The implementation is done in SYSTEM VERILOG and was simulated using the MODELSIM software provided by Intel. The instruction set supported by the microprocessor can
be observed in the Microprocessor_Instruction_Set file.