Skip to content

Conversation

@Aquaticfuller
Copy link
Member

Add byte/half-word granularity access support to Insitu cache.

@Aquaticfuller Aquaticfuller requested a review from DiyouS January 9, 2026 21:26
@Aquaticfuller Aquaticfuller marked this pull request as draft January 9, 2026 21:26
- pass core wstrb into cachepool_cache_ctrl and use per-byte bank enables
- map wide line SRAMs to byte-wide BE slices in cachepool_tile
- bump 512b line tag/meta width to avoid truncation with byte masks
- update local build/sim overrides used to run the modified insitu-cache
@Aquaticfuller Aquaticfuller force-pushed the dev/cache-byte-enable-multi-tile branch from 951173d to 9f192fe Compare January 9, 2026 21:37
@Aquaticfuller Aquaticfuller marked this pull request as ready for review January 13, 2026 11:28
@Aquaticfuller Aquaticfuller merged commit 1b1e5ea into dev/multi-tile Jan 13, 2026
7 checks passed
@Aquaticfuller Aquaticfuller deleted the dev/cache-byte-enable-multi-tile branch January 13, 2026 11:37
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants