Skip to content

@euphoric-hardware euphoric-hardware

Change the repository type filter

All

    Repositories list

    15 repositories

    • riscv-functional-sim

      Public
      Rust
      •0•5•0•0•Updated Jan 31, 2026Jan 31, 2026

    • rtl-simulation-reading

      Public
      0•19•0•0•Updated Jan 2, 2026Jan 2, 2026

    • chipyard-minimal

      Public
      Clean up bloated parts
      Scala
      •
      BSD 3-Clause "New" or "Revised" License
      •0•0•0•0•Updated Nov 20, 2025Nov 20, 2025

    • baremetal-rust-riscv

      Public
      Rust
      •0•1•0•0•Updated Oct 30, 2025Oct 30, 2025

    • egraph-synthesis-reading

      Public
      0•4•0•0•Updated Oct 19, 2025Oct 19, 2025

    • riscv-tests

      Public
      C
      •
      Other
      •538•0•0•0•Updated Apr 6, 2025Apr 6, 2025

    • chisel-adl

      Public
      An ADL using Chisel? Maybe a bad idea.
      Scala
      •0•1•0•0•Updated Mar 2, 2025Mar 2, 2025

    • rocket-chip-publish

      Public
      CI to publish chipsalliance/rocket-chip SNAPSHOTs on Sonatype
      Python
      •0•1•0•0•Updated Nov 7, 2024Nov 7, 2024

    • power-analysis

      Public
      0•1•0•0•Updated Oct 31, 2024Oct 31, 2024

    • bus

      Public
      a bus
      Rust
      •0•0•0•0•Updated Oct 25, 2024Oct 25, 2024

    • tidalsim

      Public
      Multi-level, sampled simulation using spike/uArch models/RTL for low latency, high fidelity, high throughput simulations
      Jupyter Notebook
      •0•6•0•2•Updated May 20, 2024May 20, 2024

    • chisel-recipes

      Public
      A Chisel DSL for imperative control flow machines.
      Scala
      •
      BSD 3-Clause "New" or "Revised" License
      •1•0•0•0•Updated Sep 15, 2023Sep 15, 2023

    • rtl2graph

      Public
      FIRRTL passes to transform a LoFIRRTL netlist to a graph for RTL embedding.
      Scala
      •0•3•0•0•Updated Sep 10, 2023Sep 10, 2023

    • .github

      Public
      0•0•0•0•Updated Sep 8, 2023Sep 8, 2023

    • simcommand

      Public
      SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
      SystemVerilog
      •
      BSD 3-Clause "New" or "Revised" License
      •1•14•0•0•Updated Aug 30, 2023Aug 30, 2023
    ProTip! When viewing an organization's repositories, you can use the props. filter to filter by custom property.