Skip to content

[Intel-SIG] backport Intel microcode staging feature #94

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
aubreyli wants to merge 6 commits into
base: 6.6-velinux
Choose a base branch
from

x86/microcode/intel: Enable staging when available

c18105d
Select commit
Loading
Failed to load commit list.
Open

[Intel-SIG] backport Intel microcode staging feature #94

x86/microcode/intel: Enable staging when available
c18105d
Select commit
Loading
Failed to load commit list.
DCO / DCO succeeded Dec 3, 2025 in 0s

DCO

All commits are signed off!

View more details on DCO