Skip to content

[verilator] Add waiver to control signals that Verilator warns of 'cicular combinational logic', but that are expected. #320

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
davideschiavone merged 1 commit into from
Mar 10, 2026

[verilator] Add waiver to control signals that Verilator warns of 'ci…

fd1af88
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

[verilator] Add waiver to control signals that Verilator warns of 'cicular combinational logic', but that are expected. #320

[verilator] Add waiver to control signals that Verilator warns of 'ci…
fd1af88
Select commit
Loading
Failed to load commit list.
upload
succeeded Mar 9, 2026 in 7s