Skip to content

Conversation

@lucaszfolle
Copy link

All the timing parameters were calculated with the help of this tool.
Some of the FCLK=16MHz timings were corrected as well, since some phase_seg_2 were higher than 8.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant