Skip to content

meds-uet/CAN-Bus

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

89 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

CAN BUS IP CORE

CAN BUS IP CORE (SystemVerilog Implementation)

Robust, synthesizable CAN bus controller supporting error detection, arbitration, and configurable bit timing for automotive, industrial, and embedded communication systems.

🗓️ Last updated: August 13, 2025
© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.


Documentation Status

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Contributors 5