An FPGA implementation of Knight's Tour in SystemVerilog

ECE 551 project (Fall 2024)

Name		Name	Last commit message	Last commit date
Latest commit History 88 Commits
Individual Testbenches		Individual Testbenches
Modules		Modules
Provided_Modules		Provided_Modules
synthesis		synthesis
testbench/tests		testbench/tests
.gitignore		.gitignore
KnightsTour.qpf		KnightsTour.qpf
KnightsTour.qsf		KnightsTour.qsf
KnightsTour.sv		KnightsTour.sv
README.md		README.md

Provide feedback