Skip to content
View manavshah-28's full-sized avatar
💯
💯
6 followers · 32 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report manavshah-28

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
manavshah-28/README.md

Welcome to MANAV SHAH's Git page

About

  • 🎓 MS Computer Engineering, Virginia Tech.

  • 🎓 B-Tech in Electronics and Telecommunication Engineering, Veermata Jijabai Technological Institute.

  • 🏆 Winner of Smart India Hackathon 2023 (Hardware edition)

  • 💼 Ex VYOMA Systems RISCV V Verification Intern.

Publication

IEEE ANTS 2023: Reliable key generation for authentication and encryption using RO PUF on FPGA

Research Interests

  • Digital Design and Verification
  • Hardware Descriptive Languages - Verilog / VHDL.
  • anythihg and everything on FPGAs.

total stars followers

Pinned Loading

  1. Custom-JTAG-Driven-DFT-Architecture Custom-JTAG-Driven-DFT-Architecture Public

    SystemVerilog

  2. -RiScKy- -RiScKy- Public

    Development of a RISC-V core in Verilog.

    SystemVerilog 4

  3. Cache- Cache- Public

    SystemVerilog

  4. FPGA-based-2-player-Volleyball-Game FPGA-based-2-player-Volleyball-Game Public

    This project recreates a classic volleyball game inspired by Blobby Volley, implemented entirely on an FPGA using the DE1-SoC board and displayed through a VGA monitor. The two players — stylized a…

    SystemVerilog

  5. Ubuntu_Dual_Boot Ubuntu_Dual_Boot Public

    Windows 11 and ubuntu dual booting procedure