Skip to content

Update ttgo_t3stm32.dts to config OLED display and correct Lora config. #2

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
commarmi76 wants to merge 3 commits into
base: lilygo_ttgo_t3stm32
Choose a base branch
from
Open

Update ttgo_t3stm32.dts to config OLED display and correct Lora config. #2

Changes from all commits
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
1aa4d0d
Update ttgo_t3stm32.dts to config OLED display
commarmi76 Nov 9, 2025
304d56a
Update ttgo_t3stm32.dts
commarmi76 Nov 9, 2025
511aa3a
Update ttgo_t3stm32.dts
commarmi76 Nov 26, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
25 changes: 21 additions & 4 deletions boards/lilygo/ttgo_t3stm32/ttgo_t3stm32.dts
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -28,6 +28,7 @@
zephyr,sram = &sram0;
zephyr,flash = &flash0;
zephyr,code-partition = &slot0_partition;
zephyr,display = &ssd1306;
};

leds: leds {
Expand Down Expand Up @@ -118,12 +119,12 @@ stm32_lp_tick_source: &lptim1 {
};

&spi1 {
pinctrl-0 = <&spi1_nss_pa4 &spi1_sck_pa5
pinctrl-0 = <&spi1_sck_pa5
&spi1_miso_pa6 &spi1_mosi_pa7>;
pinctrl-names = "default";

status = "okay";
cs-gpios = <&gpioa 4 GPIO_ACTIVE_LOW>;
cs-gpios = <&gpioa 4 GPIO_ACTIVE_LOW>, <&gpiob 12 GPIO_ACTIVE_LOW>;

sdhc0: sdhc@0 {
compatible = "zephyr,sdhc-spi-slot";
Expand All @@ -136,6 +137,23 @@ stm32_lp_tick_source: &lptim1 {
};
spi-max-frequency = <24000000>;
};

ssd1306: ssd1306@1 {
compatible = "solomon,ssd1306fb";
reg = <1>;
label = "OLED_SSD1306";
spi-max-frequency = <8000000>;
width = <128>;
height = <64>;
segment-offset = <0>;
page-offset = <0>;
display-offset = <0>;
multiplex-ratio = <63>;
segment-remap;
com-invdir;
prechargep = <0xF1>;
data-cmd-gpios = <&gpioa 8 GPIO_ACTIVE_HIGH>;
};
};

&subghzspi {
Expand All @@ -145,8 +163,7 @@ stm32_lp_tick_source: &lptim1 {
status = "okay";
tx-enable-gpios = <&gpiob 2 GPIO_ACTIVE_LOW>; /* FE_CTRL1 */
rx-enable-gpios = <&gpiob 6 GPIO_ACTIVE_LOW>; /* FE_CTRL2 */
dio3-tcxo-voltage = <SX126X_DIO3_TCXO_1V7>;
tcxo-power-startup-delay-ms = <5>;

/* High-power output is selected as a consequence of using
* tx/rx-enable-gpio to control FE_CTRL1 and FE_CTRL2. Low-power
* output would require both FE_CTRL1 and FE_CTRL2 to be high,
Expand Down