Skip to content

kirthana1181/Verilog-Codes-HDLBits

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

76 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Verilog Codes from HDLBits

This repository documents the problems I have solved on HDLBits.

Contents

  • Always blocks
  • Initial blocks
  • Blocking and non-blocking assignments
  • Module instantiation
  • Port connections
  • Hierarchical design
  • Generate statements
  • Parameters
  • Advanced features
  • Logic gates
  • Multiplexers
  • Adders and arithmetic circuits
  • Encoders and decoders
  • Flip-flops and latches
  • Counters
  • Shift registers
  • Finite State Machines

About HDLBits

HDLBits is an interactive learning platform for Verilog HDL. Visit hdlbits.01xz.net to practice.

Note

These solutions are for learning purposes. Try solving problems yourself before looking at solutions.

About

In this repo, I'm documenting some of the interesting programs which I have solved on the hdlbits site https://hdlbits.01xz.net/

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

 
 
 

Contributors