Skip to content
View hoangantran2404's full-sized avatar
3 followers · 5 following

Block or report hoangantran2404

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AES-128 AES-128 Public

    AES-128 (Advanced Encryption Standard 128-bit) module written in Verilog for FPGA/ASIC use.

    Verilog 1

  2. SHA-256 SHA-256 Public

    SHA-256 (Secure Hash Algorithm 256-bit) hardware is implemented in Verilog and C and verifcated in SystemVerilog.

    Verilog 1