-
Notifications
You must be signed in to change notification settings - Fork 18
Add labels for Intel Corporation S1200RP Server Board Family #8
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: master
Are you sure you want to change the base?
Conversation
|
1dddeff to
df98391
Compare
|
I amended the patch to fix a typo in |
|
Below is the output, which looks wrong. |
The server board family is used by the German Web hosting provider and data center operator Hetzner in their PX60-SSD offer [1]. According to the Intel Server Board S1200V3RP Technical Product Specification [1], the board has two memory channels and four memory DIMMs. The four slots are displayed vertically and are labeled in the order below. DIMM_A2, DIMM_A1, DIMM_B2, DIMM_B1 The output of DMI table decoder dmidecode confirms this. $ sudo dmidecode -t Memory | grep Locator Locator: ChannelA-DIMM1 Bank Locator: BANK 1 Locator: ChannelA-DIMM2 Bank Locator: BANK 0 Locator: ChannelB-DIMM1 Bank Locator: BANK 3 Locator: ChannelB-DIMM2 Bank Locator: BANK 2 PS: Support for the Intel E3-1200 series DRAM controller was added in Linux 3.17 in commit 7ee40b89 (ie31200_edac: Introduce the driver) [1]. [1] https://www.hetzner.de [2] http://download.intel.com/support/motherboards/server/sb/g84364004_s1200v3rp_tps_r2_0.pdf Intel reference number G84364-004, Revision 2.0, June 2015 [3] http://git.kernel.org/linus/7ee40b897d18ab03111eda9a6a0550e98166eada
df98391 to
2a9a47d
Compare
|
I started the row numbering with 0. No idea if it’s correct now. |
|
What does something like Show on this system? |
|
Typically, DIMM labels are verified by moving a bad DIMM between slots on the MB. If supported, you can sometimes move a single DIMM between slots and see which csrow/channel is populated under sysfs. Unfortunately, the MC/csrow/channel mapping for DIMMs is getting less and less applicable for new architectures. I think upstream is working on a new edac interface, and at that time probably edac-utils will no longer be needed |
|
@grondo, on the board the following is shown under |
|
Looks like the driver registered two channels for each csrow. You may want to populate those labels and move around a bad dimm to see which labels correspond to each channel within the csrow. |
|
Unfortunately I have no physical access to the board. I’ll try to contact Hetzner to get that information. Maybe even Intel is the right contact partner. |
The server board family is used by the German Web hosting provider and
data center operator Hetzner in their PX60-SSD offer [1].
According to the Intel Server Board S1200V3RP Technical Product Specification
[1], the board has two memory channels and four memory DIMMs.
The four slots are displayed vertically and are labeled in the order below.
The output of DMI table decoder dmidecode confirms this.
PS: Support for the Intel E3-1200 series DRAM controller was added in
Linux 3.17 in commit 7ee40b89 (ie31200_edac: Introduce the driver) [1].
[1] https://www.hetzner.de
[2] http://download.intel.com/support/motherboards/server/sb/g84364004_s1200v3rp_tps_r2_0.pdf
Intel reference number G84364-004, Revision 2.0, June 2015
[3] http://git.kernel.org/linus/7ee40b897d18ab03111eda9a6a0550e98166eada