Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
11 changes: 8 additions & 3 deletions alioth/src/hv/hvf/vcpu/vmexit.rs
Original file line number Diff line number Diff line change
Expand Up @@ -48,11 +48,16 @@ impl HvfVcpu {
}
.fail();
}
let reg = HvReg::from(iss.srt());
let srt = iss.srt();
let reg = HvReg::from(srt);
let write = if iss.wnr() {
let mut value = 0;
let ret = unsafe { hv_vcpu_get_reg(self.vcpu_id, reg, &mut value) };
check_ret(ret).context(error::VcpuReg)?;
// On aarch64, register index of 31 corresponds to the zero register
// in the context of memory access.
if srt != 31 {
let ret = unsafe { hv_vcpu_get_reg(self.vcpu_id, reg, &mut value) };
check_ret(ret).context(error::VcpuReg)?;
}
Some(value)
} else {
self.exit_reg = Some(reg);
Expand Down