Verilog

Verilog library

This is a library of Verilog HDL modules with test benches whenever possible. A useful feature of having the testbenches is that one has sample code to instantiate the module. Filenames with "_tb" in them indicate testbenches.