Skip to content
View bvsrvaibhav's full-sized avatar
😶‍🌫️
Done
😶‍🌫️
Done

Block or report bvsrvaibhav

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
bvsrvaibhav/README.md

GitHub Banner

💫 About Me:

Hi, I’m Sriram Vaibhav 👋 
ECE undergrad at IIIT Nagpur | VLSI & FPGA enthusiast | Currently interning at ISRO, working on digital comms and hardware design 🚀 | Skills: Verilog, SystemVerilog, C, C++, Python.

🌐 Socials:

Instagram LinkedIn X email 

💻 Tech Stack:

C C++ Python Arduino

📊 GitHub Stats:



✍️ Random Dev Quote


Popular repositories Loading

  1. Zero-Crossing-Error-Timing-Detection Zero-Crossing-Error-Timing-Detection Public

    Zero-crossing based symbol synchronization technique for timing error detection in digital communication systems.

    Verilog 3

  2. PAR_UniqueWord PAR_UniqueWord Public

    This project implements a digital communication system component designed to resolve phase ambiguity in Quadrature Phase Shift Keying (QPSK) signals. Phase ambiguity is a common issue in QPSK syste…

    Verilog 2 2

  3. Phase-Ambiguity-Resolver-using-Differential-Decoding Phase-Ambiguity-Resolver-using-Differential-Decoding Public

    Phase ambiguity in QPSK arises because the carrier can lock with 0°, 90°, 180°, or 270° rotation, causing bit errors. Differential decoding solves this by encoding data in the phase difference betw…

    Verilog 2 2

  4. Viterbi-Decoder-213 Viterbi-Decoder-213 Public

    Verilog implementation of the Viterbi decoding algorithm. This decoder is designed for efficient error correction in digital communication systems. This includes Branch Metric Unit, Path Metric Uni…

    Verilog 2

  5. Reed-Solmon-Decoding Reed-Solmon-Decoding Public

    Verilog implementation of the Reed Solmon decoding algorithm, comprising of the blocks , "SYNDROME", "CHEIN SEARCH", "BERLEYKEMP", and "FORNEY".

    Verilog 2 2

  6. DIP---BT22ECE056 DIP---BT22ECE056 Public

    MATLAB 1