-
Notifications
You must be signed in to change notification settings - Fork 0
Simple stopwatch in VHDL
License
aclytle/stopwatch-vhdl
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
Stopwatch in VHDL A simple stopwatch written in VHDL. I've synthesized it for a Digilent Nexys3 (Xilinx Spartan6), but it should be easily modifiable to work on other development boards. Make sure you adjust the clock speed global for your clk input.
About
Simple stopwatch in VHDL
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published