Popular repositories Loading
-
reg2reg_synthesis
reg2reg_synthesis PublicSynthesis of reg2reg single module with basic gates using Synopsys Design Compiler
-
-
Tile_RTL_to_GDSII_28nm_Synopsys
Tile_RTL_to_GDSII_28nm_Synopsys PublicEnd-to-end RTL to GDSII ASIC physical design implementation at 28nm using Synopsys DC and ICC2 with full timing closure and DRC clean signoff.
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.