Skip to content
View KyleJeong's full-sized avatar

Block or report KyleJeong

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
KyleJeong/README.md
  • 👋 Hi, I’m @KyleJeong
  • 👀 I’m interested in Wireless Communication like as NR/LTE, etc... , Python programming, Mobile App development
  • 🌱 I’m currently learning SOC architecture.
  • Basically I'm an RTL engineer who understands 3GPP 3G/LTE/NR L1 specification, and have a lot of experience on wireless communications.
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ...

Popular repositories Loading

  1. hdlparse hdlparse Public

    Forked from kevinpt/hdlparse

    Simple parser for extracting VHDL documentation

    Python

  2. vim-verilog-instance vim-verilog-instance Public

    Forked from antoinemadec/vim-verilog-instance

    verilog_instance.vim: create instantiation of ports from port declaration

    Python

  3. KyleJeong.github.io KyleJeong.github.io Public

  4. KyleJeong KyleJeong Public

    Config files for my GitHub profile.

  5. kyboard2 kyboard2 Public

    Java

  6. HexCalculator HexCalculator Public

    new

    Java