Skip to content

Ketan-Shukla/VerilogParsePy

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
common
common
 
 
files
files
 
 
README.md
README.md
 
 
parse_modules.py
parse_modules.py
 
 
parse_netlist.py
parse_netlist.py
 
 

Repository files navigation

VerilogParsePy

About

The object of this project is to parse netlist from verilog file. This is in prealpha stage I have yet to test it on other files but the one included in project.

Resources

Readme
Activity

Stars

2 stars

Watchers

1 watching

Forks

1 fork
Report repository

Releases

No releases published

Packages

 
 
 

Contributors

Languages