Implementation of a canonical 5-stage CPU pipeline based on the ARM32 ISA.
University of Washington Computer Architecture I (CSE 469) Project
Code was tested and run on a TinyFPGA BX board. The CPU output are transmitted using UART through the microUSB connection.