Skip to content

HEP-SoC/PeakRDL-regblock

 
 

Repository files navigation

About

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Resources

License

Contributing

Stars

Watchers

Forks

Packages

 
 
 

Contributors

Languages

  • Python 57.2%
  • SystemVerilog 42.4%
  • Other 0.4%