Popular repositories Loading
-
64-bit-SystemVerilog-Calculator-Design-Verification
64-bit-SystemVerilog-Calculator-Design-Verification PublicSystemVerilog
-
Python-Data-Analysis
Python-Data-Analysis PublicData analysis project using NumPy for CSV processing and numerical operations, and Matplotlib for plotting CO₂ emission trends (1990–2014) from World Bank data. Python scripts demonstrating data lo…
Python
-
Tech-Onboarding
Tech-Onboarding PublicForked from HackGT/tech-onboarding
Tech Onboarding Project for familiarization with the HexLabs API
TypeScript
-
UVM-Architecture-Example-GCD
UVM-Architecture-Example-GCD PublicEnd-to-end UVM verification architecture for an 8-bit GCD design. Includes driver/monitor/scoreboard infrastructure, randomized and directed sequences, multi-test regression flow, functional & togg…
SystemVerilog
-
If the problem persists, check the GitHub status page or contact support.