Skip to content

cpu: add SSE instruction guards for AVX512 cascade

91fc7d7
Select commit
Loading
Failed to load commit list.
Open

cpu: optimize ggml_vec_cvar_f32 with cascading SIMD for remaining elements #324

cpu: add SSE instruction guards for AVX512 cascade
91fc7d7
Select commit
Loading
Failed to load commit list.

Select a check to view from the sidebar