This repository was archived by the owner on Mar 24, 2026. It is now read-only.
-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy patha_plcpu.cr.mti
More file actions
88 lines (63 loc) · 2.7 KB
/
a_plcpu.cr.mti
File metadata and controls
88 lines (63 loc) · 2.7 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
E:/plcpu/plcomp.v {1 {vlog -work aplcpu -stats=none E:/plcpu/plcomp.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module plcomp
Top level modules:
plcomp
} {} {}} E:/plcpu/PLCPU.v {1 {vlog -work aplcpu -stats=none E:/plcpu/PLCPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PLCPU
Top level modules:
PLCPU
} {} {}} E:/plcpu/ctrl.v {1 {vlog -work aplcpu -stats=none E:/plcpu/ctrl.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ctrl
Top level modules:
ctrl
} {} {}} E:/plcpu/im.v {1 {vlog -work aplcpu -stats=none E:/plcpu/im.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module im
Top level modules:
im
} {} {}} E:/plcpu/plcomp_tb.v {1 {vlog -work aplcpu -stats=none E:/plcpu/plcomp_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module plcomp_tb
Top level modules:
plcomp_tb
} {} {}} E:/plcpu/dm.v {1 {vlog -work aplcpu -stats=none E:/plcpu/dm.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dm
Top level modules:
dm
} {} {}} E:/plcpu/PC.v {1 {vlog -work aplcpu -stats=none E:/plcpu/PC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC
Top level modules:
PC
} {} {}} E:/plcpu/ctrl_encode_def.v {1 {vlog -work aplcpu -stats=none E:/plcpu/ctrl_encode_def.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
} {} {}} E:/plcpu/RF.v {1 {vlog -work aplcpu -stats=none E:/plcpu/RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RF
Top level modules:
RF
} {} {}} E:/plcpu/NPC.v {1 {vlog -work aplcpu -stats=none E:/plcpu/NPC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NPC
Top level modules:
NPC
} {} {}} E:/plcpu/pl_reg.v {1 {vlog -work aplcpu -stats=none E:/plcpu/pl_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module pl_reg
Top level modules:
pl_reg
} {} {}} E:/plcpu/EXT.v {1 {vlog -work aplcpu -stats=none E:/plcpu/EXT.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EXT
Top level modules:
EXT
} {} {}} E:/plcpu/alu.v {1 {vlog -work aplcpu -stats=none E:/plcpu/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu
Top level modules:
alu
} {} {}}