Need to: * [ ] Use Verilator to lint HDL * [ ] Use Verilator to simulate * [ ] Perform language equivalence checking * [ ] Perform logic equivalence checking