Skip to content
This repository was archived by the owner on Jun 30, 2025. It is now read-only.

Latest commit

 

History

History
5 lines (3 loc) · 410 Bytes

File metadata and controls

5 lines (3 loc) · 410 Bytes

Homework Repository for "Digital Circuit Design: Modeling and Description Languages"

In this repository, you will find assignments, projects, and resources related to the "Digital Circuit Design: Modeling and Description Languages" course at St. Petersburg Polytechnic University.

The primary focus is on VHDL (VHSIC Hardware Description Language) for modeling and simulating digital circuits.