Skip to content

Request: VHDL output #34

@tschinz

Description

@tschinz

Great would be a VHDL output similar to other HDL languages such as SpinalHDL

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions