Skip to content

Problems with pulse pattern generation when at least two phases have the same duty cycle. #6

@joewa

Description

@joewa

This test case fails:
OK svm30.du = 0.750000000
OK svm30.dw = 0.250000000
OK svm30.dv = 0.250000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

This test case fails:
OK svm30.du = 0.250000000
OK svm30.dv = 0.750000000
OK svm30.dw = 0.750000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

This test case fails:
OK svm30.du = 0.250000000
OK svm30.dv = 0.750000000
OK svm30.dw = 0.250000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

This test case fails:
OK svm30.du = 0.750000000
OK svm30.dv = 0.750000000
OK svm30.dw = 0.250000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

This test case fails:
OK svm30.du = 0.250000000
OK svm30.dv = 0.250000000
OK svm30.dw = 0.750000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

This test case is OK:
OK svm30.du = 0.750000000
OK svm30.dv = 0.250000000
OK svm30.dw = 0.500000000
OK svm30.mode = 1.000000000
OK pwm3dma0.enable = 1.000000000

Metadata

Metadata

Assignees

Projects

No projects

Relationships

None yet

Development

No branches or pull requests

Issue actions